Solved: RISC-V single cycle processor
Implement all instructions (except sync and system call) in the RV32I instruction set based on Lab3 using RISC-V 64-bit ISA. RISC-V basically supports unaligned memory addressing. The file that implemented this is dmem_unaligned.sv, so please…